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Reliability Measurement of Mass Storage System for
Onboard Instrumentation
Minsu Choi, Member, IEEE, Nohpill Park, Member, IEEE, Vincenzo Piuri, Fellow, IEEE, and
Fabrizio Lombardi, Member, IEEE
Abstract—Advances in spaceborne vehicular technology have
made possible the long-life duration of the mission in harsh cosmic
environments. Reliability and data integrity are the commonly
emphasized requirements of spaceborne solid-state mass storage
systems, because faults due to the harsh cosmic environments,
such as extreme radiation, can be experienced throughout the
mission. Acceptable dependability for these instruments has
been achieved by using redundancy and repair. Reconfiguration
(repair) of memory arrays using spare memory lines is the most
common technique for reliability enhancement of memories with
faults. Faulty cells in memory arrays are known to show spatial
locality. This physical phenomenon is referred to as fault clus-
tering. This paper initially investigates a quadrat-based fault model
for memory arrays under clustered faults to establish a reliable
foundation of measurement. Then, lifelong dependability of a
fault-tolerant spaceborne memory system with hierarchical active
redundancy, which consists of spare columns in each memory
module and redundant memory modules, is measured in terms of
the reliability (i.e., the conditional probability that the system per-
forms correctly throughout the mission) and mean-time-to-failure
(i.e., the expected time that a system will operate before it fails).
Finally, minimal column redundancy search technique for the
fault-tolerant memory system is proposed and verified through a
series of parametric simulations. Thereby, design and fabrication
of cost-effective and highly reliable fault-tolerant onboard mass
storage system can be realized for dependable instrumentation.
Index Terms—Clustered faults, hierarchical active redundancy,
mean-time-to-failure (MTTF), memory reconfiguration (repair),
onboard mass storage system, quadrat-based fault model, redun-
dancy minimization, reliability.
I. INTRODUCTION
ADVANCES in spaceborne vehicular technology havemade possible the long-life duration of missions in
harsh cosmic environments [10]–[12]. Reliability and data in-
tegrity are commonly emphasized requirements of spaceborne
solid-state mass storage systems, because faults due to the
harsh cosmic environments, such as extreme radiation, can
be experienced throughout the mission [10]–[12]. Acceptable
dependability for these solid-state mass storage instruments
has been commonly achieved by using redundancy and repair.
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Reconfiguration (repair) of memory arrays using spare memory
lines is the most common technique for reliability enhancement
of memories with faults [1], [2], [4]–[7].
Mainly, three different fault mechanisms can occur in cosmic
environment: single event upsets (SEUs), total ionizing dose
(TID), and displacement damage (DD) [8], [9]. SEUs cause
transition faults (i.e., temporary faults) in random locations.
Normally, error detection and correction codes resolve SEU
issues. However, TID, mostly due to electrons and protons, can
result in device degradation and failure. Also, DD is caused
due to cumulative long-term nonionizing damage from protons,
electrons and neutrons and can result in lattice defects; the
collision between an incoming particle and a lattice atom sub-
sequently displaces the atom from its original lattice position.
Interestingly, defects due to DD tend to form clusters [9]. Also,
continuous and cumulative TID accelerate this clustering of
defects. Thus, random fault models are usually exploited in
modeling SEUs, while cluster fault models are more suitable in
modeling permanent faults due to TID and DD.
To accurately model the faulty memory arrays, a proper
fault model must be introduced. It is well known that defects
in VLSI circuits tend to occur in clusters due to defects that
span multiple circuit elements [4], [5], [13], [15]. This physical
phenomenon is referred to as defect clustering. Attempts to
deal with defect clustering have focused mainly on the models
involving compounded Poisson distributions [4], [5], [15]. In
these models, the wafer is divided into multiple regions and
the distribution of the defects within each region is assumed to
follow the Poisson distribution. Models that use compounded
distributions are quadrat-based because they assume different
distributions in different regions (quadrats) of the wafer. For
quadrat-based models, defects occur s-dependently in the same
quadrat, while occurrences of defects in different quadrats are
s-independent (i.e., statistically independent) [4]. An alternative
approach to modeling defects is the center-satellite approach
[13] wherein there are separate distributions describing the
locations of cluster centers and the locations of defects within
a cluster. While some aspects of the center-satellite approach
make it quite well-suited for modeling defect clustering, the re-
sulting models can have more parameters, making the problem
of parameter estimation more complex than in quadrat-based
models [4]. The quadrat-based fault clustering model makes it
possible to accurately measure the reliability of memory arrays
with clustered faults without excessive complexity.
Solid-state mass memories for spaceborne applications may
experience excessive interference and damage due to harsh
cosmic environments [10]–[12]. In [10], error correcting codes
are used to cope with particle-induced bit errors—an extended
0018-9456/$20.00 © 2005 IEEE
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Reed-Solomon code circumvents soft errors while maintaining
a low-hardware implementation of coding and checking. The
memory system proposed in [11] is also designed for space-
borne applications and uses two levels of active redundancy,
where faulty columns in a memory module are repaired by
spare columns and malfunctioned modules are replaced by
module redundancy. Circuits for radiation-hardened memories
are also introduced in [12], where an orthogonal shuffle-type
of write-read arrays, error correction through weighted bidi-
rectional codes, and associative iterative repair circuits are
exploited to harden memories against interference and damage
due to excessive radiation.
The objective of this paper is to thoroughly measure the de-
pendability of a fault-tolerant onboard memory system under
fault clustering, and achieve more accurate prediction of relia-
bility (i.e., the conditional probability that the system performs
correctly throughout a time interval) and mean-time-to-failure
(MTTF, i.e., the expected time that a system will operate before
it fails). Thereby, the more dependable mission-specific onboard
mass storage systems can be realized with respect to reliability
and MTTF while maintaining minimal redundancy.
The organization of this paper is as follows. In Section II,
review and preliminaries related to this research work will be
given. In Section III, a fault-tolerant memory system with two
levels of active redundancy proposed in [11] is reviewed. Re-
liability measurements for nonfault-tolerant and fault-tolerant
memory modules with a clustered fault model are discussed in
Sections IV and V, respectively. Reliability measurement of a
fault-tolerant onboard memory system consisting of such fault-
tolerant memory modules is investigated in Section VI. Para-
metric simulation and its results are given in Section VIII. Dis-
cussion and conclusions are in the final section.
II. REVIEW AND PRELIMINARIES OF CLUSTERED FAULT MODEL
In this Section, the clustered memory fault model proposed by
Blough, et al. [4], [5], will be briefly reviewed. The following
notations are used throughout this work.
• : number of rows and columns in an array, excluding
spares.
• : a memory array with rows and columns.
• : number of spare columns.
• : an element of .
• : number of rows and columns in a quadrat.
• : .
• : conditional probability of the given
condition.
• : (see below).
• : fault arrival rate (i.e., the conditional probability of
becoming a faulty cell in a unit time period) of a memory
cell within FP (i.e., fault-prone) quadrat.
• : fault arrival rate of a memory cell within FR (i.e.,
fault-resistant) quadrat (see below).
• : parameter of a Poisson random variable.
• : number of fault-free memory modules required for
the system to be functional.
• : number of total memory modules including spare
modules.
• : (i.e., number of redundant modules).
• : time.
• : reliability, the conditional probability that the system
performs correctly throughout .
The following assumptions are made in this work.
1) Quadrats can be one of two types: fault prone quadrat
(denoted by FP) and fault resistant quadrat (denoted by
FR). FPs are prone to have faults while FRs resists faults.
2) Within any quadrat, faults occur s-independently.
3) A quadrat is FP with probability , s-independently of
other quadrats.
4) Occurrence of faults in FP quadrats is determined by .
5) Occurrence of faults in FR quadrats is determined by .
6) and .
7) and .
8) is an integer.
For memory arrays, some of the most challenging problems
are the achievement of acceptable reliability and the minimiza-
tion of redundancy area (overhead) [1], [2], [4], [5], [14]. If
more redundancy area is provided, a highly reliable memory re-
configuration is possible, but more cost due to the additional
redundancy overhead is unavoidable. Thus, an appropriate bal-
ance of acceptable reliability and redundancy area is desirable
for high-reliability, low-cost manufacturing of memory arrays
for space applications.
In this paper, a memory array, , is partitioned
into quadrats containing cells. Assumptions given
above determine the occurrence patterns of faults within such
an array. Assumption (1) defines what it means for a quadrat
to be FP or FR: The array is divided into quadrats with a
high density of faulty cells and quadrats with a low density
of faulty cells. The a priori probability of a cell being faulty
is . However, if some of the neighbors of a
cell are known to be faulty, the probability of that cell’s being
faulty increases toward since it is more likely that the cell
lies in a FP quadrat. Fig. 1 illustrates the effect of the Clus-
tered-Fault model. Fig. 1(a) uses the quadrat-based fault model
with , , , and
to generate the faulty memory array. Fig. 1(b) uses a random
fault model with which was
chosen to make the expected number of faults the same in both
illustrations.
A faulty column (row) containing more than one faulty cell
is referred to as connective faulty column (CFC) (CFR) [2].
The memory array in Fig. 1(a) has eight CFCs and the one in
Fig. 1(b) has 14 CFCs. Importance of the fault-clustering is
shown in Fig. 2, wherein both of the faulty memory arrays in
Fig. 1 are repaired by spare columns. The memory array given
in Fig. 2(a) requires eight spare lines while the memory given
in Fig. 2(b) needs 14 spare lines.
The average number of faulty cells covered by one spare line
is referred to as covering ratio. For example, covering ratio of
the reconfiguration given in Fig. 2(a) is 2.25 while covering ratio
of the other reconfiguration given in Fig. 2(b) is 1.2857. It is
quite intuitive that fewer spare lines would be required to repair
a given memory array if faulty cells show spatial locality (i.e.,
fault clustering).
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Fig. 1. Fault arrays generated with (a) clustered-fault model and (b) random-fault model [4], [5].
Fig. 2. Repaired fault arrays generated with (a) clustered-fault model and (b) random-fault model.
III. FAULT-TOLERANT ONBOARD MEMORY ARCHITECTURE
In this section, a fault-tolerant memory system with two levels
of active redundancy proposed in [11] is reviewed. A total of
spare memory modules are provided in the system
and each spare module can substitute for any of the pri-
mary memory modules. Consequently, the memory system can
tolerate up to complete memory module failures before the
memory system becomes inoperable. Each module has
spare columns to repair faulty memory columns, if any. If a
memory cell fails, then the column containing that cell is elim-
inated from the system and replaced with a spare column. If
the memory module runs out of spare columns, then the en-
tire module is replaced with a spare module. This type of re-
dundancy is often referred to as two-level redundancy: The first
level being the spare columns and the second level being the
spare memory modules. Both forms of reconfiguration are ac-
tive techniques, and they require that the fault be detected, lo-
cated, and successfully removed from the system. Fig. 3 shows
the architecture of the fault-tolerant memory system for space-
borne applications. A detailed description of the architecture can
be found in [11]. In the following sections, the reliability of the
given fault-tolerant onboard memory system under fault clus-
tering will be modeled and measured.
IV. RELIABILITY MEASUREMENT OF NONFAULT-TOLERANT
MEMORY MODULE WITH CLUSTERED FAULTS MODEL
The given memory module has quadrats. For
example, memory module shown in Fig. 1 can be parameterized
as , and . A quadrat is FP with probability
, s-independently of other quadrats.
and , formally. Fault arrival rate in
a FP quadrat is and fault arrival rate in a
FR quadrat is . Then, reliability of a FP is
determined by the exponential failure law
and reliability of a FR is . Each column
of quadrats in the given memory array is referred to as
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quadrat-column where each quadrat-column has quadrats.
Since and ,
the expected number of FP quadrats in a quadrat-column is
and the expected number of FR quadrats in a quadrat-column
is . Therefore, the reliability of a quadrat-column is
(1)
Finally, overall reliability of a nonfault-tolerant memory
module becomes
(2)
V. RELIABILITY MEASUREMENT OF FAULT-TOLERANT
MEMORY MODULE WITH CLUSTERED FAULT MODEL
The given memory array consists of approximately
FP quadrats and FR quadrats. For each FP quadrat,
is
(3)
Furthermore, the expected number of faulty columns in a FP
quadrat becomes
(4)
Since , , and , the FR quadrats
are essentially fault-free and the FP quadrats primarily dictate
the locations of the faulty cells. Hence, the expected number of
faulty columns in a quadrat-column is primarily determined by
the faulty columns in FP quadrats. Thus, the expected number
of faulty columns in a quadrat-column is
(5)
and the overall expected number of faulty columns in a memory
module becomes
(6)
Hence, the failure rate of a single column can be estimated as
(7)
and the reliability of a single column can be expressed as
(8)
Each memory module consists of memory columns and
spare memory columns and a quorum of out of the total of
columns are required to function for the memory module
to function. Thus, the reliability of the fault-tolerant memory
module with spare columns can be written as
(9)
Fig. 3. Architecture of fault-tolerant onboard memory system.
(10)
VI. RELIABILITY MEASUREMENT OF THE FAULT-TOLERANT
ONBOARD MEMORY SYSTEM
The fault-tolerant onboard memory system consists of
fault-tolerant memory modules and of these memory mod-
ules must be functional, where column failures of each module
are repaired by spare columns and failed modules are replaced
by spare modules. The system uses two levels of hierarchical
active redundancy. Therefore, reliability of the given fault-tol-
erant memory system can be expressed as
(11)
In addition to the reliability, the mean time to failure MTTF
is a useful measurement to specify the quality of a system since
the MTTF is the expected time that a system will operate before
the first failure occurs. Therefore, it can be used to measure the
system operation life without failure. The MTTF is defined in
terms of the reliability function as
(12)
which is valid for any reliability function that satisfies
.
VII. REDUNDANCY OPTIMIZATION OF ONBOARD MEMORY
SYSTEM UNDER FAULT CLUSTRING
As shown in Fig. 3, the onboard memory system overcomes
column-wise permanent faults and module-wise perma-
nent faults by exploiting two-level hierarchical active redun-
dancy technique. Embedding balanced amount of redundancy
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TABLE I
SUMMARY OF SIMULATION PARAMETERS
Fig. 4. Reliability of individual memory module.
makes possible to achieve acceptable reliability of the memory
subsystem while minimizing the cost due to the redundancy.
Finding the minimum amount of redundancy which guarantees
desired reliability throughout the required system life time is
referred to as “redundancy optimization.” Let be the
system life time and be the minimum reliability which
must be guaranteed at the end of the ; therefore, the fol-
lowing inequality must hold:
(13)
Thus, the following equation can be solved with respect to
to find the minimum number of spares required to achieve the
given constraints (i.e., and ):
(14)
Since must be an integer value, spares must
be embedded.
VIII. PARAMETRIC SIMULATION
The effect of the fault clustering and redundancy on the re-
liability of the fault-tolerant memory system will be studied
through numerical experiments in this section. Parameters used
in this simulation are summarized in Table I. The unit time in-
terval is a week.
In Fig. 4, the reliability enhancement ability of spare column
redundancy in a memory module is visualized. of the non-
fault-tolerant memory module calculated by the (2)
along with of the fault-tolerant memory module with different
numbers of spare columns from 4 to 32 calculated by the (9)
are shown. Note that and
, which means that reli-
ability of the nonfault-tolerant memory module becomes less
than 0.95 in two weeks. Typical requirements of a long-life ap-
plication are to have a 0.95, or greater, the probability of being
Fig. 5. Reliability of memory system without module redundancy.
Fig. 6. Reliability of memory system with two redundant modules.
operational at the end of a ten-year period. Thus, the nonfault-
tolerant memory module must be hardened to be operational
for longer mission time. In the case of 32 (i.e., 32 spare
columns are provided),
and where it success-
fully endures more than 10 years of mission time while main-
taining at 25% (i.e., ) redun-
dancy overhead.
In Figs. 5–8, the reliability enhancement ability of module
redundancy in a memory system is investigated. Each figure
has five plots varying the number of spare columns from 0 to
32. For example, and means that the memory
system consists of total modules, including
spare modules, and each module has 32 spare columns. For
the memory system with no redundancy (i.e., and
), , which means it would
not maintain for even a week. If 32 spare columns
are applied, the memory system will maintain
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Fig. 7. Reliability of memory system with four redundant modules.
Fig. 8. Reliability of memory system with six redundant modules.
for about 9 years since
and . The reliability of
the memory system can be further enhanced by exploiting
module redundancy. The memory system with and
satisfies the requirement of for more
than 12 years because and
. To meet for ten
years, the minimal overhead of these systems is with
and .
Another useful measurement of the fault-tolerant onboard
memory system quality is mean-time-to-failure MTTF , which
is the expected time that a system will operate before a failure
occurs. Fig. 9 shows MTTFs of three different memory module
configurations of 32 32, 64 64, and 128 128 with
different numbers of spare columns from 0 to 32. For example,
for 32 32 memory module without
spare columns, which implies that the expected time that the
memory module will operate before a failure occurs is only
about 25 weeks while the same memory module with 32 spare
columns exceeds MTTF weeks.
MTTFs of the 256 K nonfault-tolerant (i.e., and )
and fault-tolerant memory systems with various combinations
Fig. 9. MTTFs of fault-tolerant memory modules.
Fig. 10. MTTFs of fault-tolerant 256 K memory system.
of and (i.e., from 1 to 32 for and from 2 to 8 for ) are
given in Fig. 10. MTTF of the nonfault-tolerant memory system,
2.091 197 weeks, can be extended to 10 643.743 596 weeks by
use of the two-level active redundancy of and
. Thus, the results shown in Figs. 9 and 10 confirm the fault-
tolerant ability of the two-level active redundancy technique.
Finally, the number of spare columns can be optimized by
the proposed redundancy optimization technique. Optimized
redundancy guarantees desired reliability during the required
life time of the system at minimal redundancy overhead. In
Fig. 11, and 0, 2, 4, 8 and 100,
200, 300, 400, 500, 600, 700 are applied to the (14) to search
s. For example, to maintain reliability more than 0.90
for 700 weeks, must be 36. Fig. 12 also shows results
for .
As shown in this section, intelligent exploitation of the pro-
posed measurement estimation technique makes possible the
design and manufacture of balanced onboard memory systems
satisfying reliability and mission duration requirements while
maintaining minimal cost due to redundancy overhead.
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Fig. 11. Redundancy optimization results for R = 0:90.
Fig. 12. Redundancy optimization results for R = 0:95.
IX. DISCUSSION AND CONCLUSION
As advances in spaceborne vehicular technology make
possible the long-life duration of missions in harsh cosmic
environments, reliability and data integrity become commonly
emphasized requirements of spaceborne solid-state mass
storage systems, because faults due to the harsh cosmic en-
vironments—such as extreme radiation—can be experienced
throughout the mission. In addition, it is well known that
faults show spatial locality on VLSI circuits. Thus, a reliability
measurement and estimation technique for the fault-tolerant
onboard memory system under fault clustering has been pro-
posed and validated throughout the parametric simulation in
this paper. Thereby, intelligent exploitation of the proposed
measurement and estimation technique makes possible the
design and manufacture of balanced onboard memory systems
satisfying the reliability and mission duration requirements
while maintaining minimal redundancy. For example, according
to the simulation results given in this paper, the sample 256 K
fault-tolerant onboard memory system with 32 spare columns
in each memory module and 6 redundant modules has higher
probability than 0.95 of being operational after 10 year period
and its mean-time-to-failure MTTF exceeds 232 years.
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